Inner l-spacer for replacement gate flow

ABSTRACT

An integrated circuit is formed by removing a sacrificial gate dielectric layer and a sacrificial gate to form a gate cavity. A conformal dielectric first liner is formed in the gate cavity and a conformal second liner is formed on the first liner. A first etch removes the second liner from the bottom of the gate cavity, leaving material of the second liner on sidewalls of the gate cavity. A second etch removes the first liner from the bottom of the gate cavity exposed by the second liner, leaving material of the first liner on the bottom of the gate cavity under the second liner on the sidewalls of the gate cavity. A third etch removes the second liner from the gate cavity, leaving an L-shaped spacers of the first liner in the gate cavity. A permanent gate dielectric layer and replacement gate are formed in the gate cavity.

CROSS-REFERENCE TO RELATED APPLICATIONS

Under 35 U.S.C. §120, this continuation application claims priority to and benefits of U.S. patent application Ser. No. 14/740,431 (TI-71876.1), filed on Jun. 16, 2015, which is a divisional application claiming priority to and benefits of U.S. patent application Ser. No. 14/022,317, filed on Sep. 10, 2013, which has been issued as U.S. Pat. No. 9,087,917 on Jul. 21, 2015. The entirety of the aforementioned parent applications is incorporated herein by reference.

FIELD

This disclosure relates to the field of integrated circuits. More particularly, this disclosure relates to MOS transistors in integrated circuits.

BACKGROUND

Replacement gate processes for metal oxide semiconductor (MOS) transistors must contend with increasingly smaller gate lengths and hence higher aspect ratios of the gate cavities to be filled. Replacement gate structures with several conformal layers may be especially challenging.

SUMMARY

The following presents a simplified summary in order to provide a basic understanding of one or more aspects of the disclosure. This summary is not an extensive overview of the disclosure, and is neither intended to identify key or critical elements of the disclosure, nor to delineate the scope thereof. Rather, the primary purpose of the summary is to present some concepts of the disclosure in a simplified form as a prelude to a more detailed description that is presented later.

An integrated circuit containing an MOS transistor is formed by forming a sacrificial gate dielectric layer and a sacrificial gate surrounded by dielectric material. A top surface of the sacrificial gate is exposed and the sacrificial gate and the sacrificial gate dielectric layer are removed to form a gate cavity. A conformal dielectric first liner is formed in the gate cavity and a conformal second liner is formed in the gate cavity on the first liner. An anisotropic first etch removes the second liner from the bottom of the gate cavity, leaving material of the second liner on sidewalls of the gate cavity. A second etch removes the first liner from an area of the bottom of the gate cavity exposed by the second liner, leaving material of the first liner on the bottom of the gate cavity under the second liner on the sidewalls of the gate cavity. A third etch removes the second liner from the gate cavity, leaving L-shaped spacers of the first liner in the gate cavity. A permanent gate dielectric layer is formed in the gate cavity and replacement gate is formed in the gate cavity.

DESCRIPTION OF THE VIEWS OF THE DRAWING

FIG. 1A through FIG. 1I are cross sections of an exemplary integrated circuit containing MOS transistors with replacement gates, depicted in successive stages of fabrication.

FIG. 2A through FIG. 2F depict an alternate fabrication sequence for the integrated circuit.

DETAILED DESCRIPTION

The present disclosure is described with reference to the attached figures. The figures are not drawn to scale and they are provided merely to illustrate the disclosure. Several aspects of the disclosure are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide an understanding of the disclosure. One skilled in the relevant art, however, will readily recognize that the disclosure can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the disclosure. The present disclosure is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present disclosure.

An integrated circuit containing an MOS transistor is formed by forming a sacrificial gate dielectric layer and a sacrificial gate surrounded by dielectric material. A top surface of the sacrificial gate is exposed and the sacrificial gate and the sacrificial gate dielectric layer are removed to form a gate cavity. A conformal dielectric first liner is formed in the gate cavity and a conformal second liner is formed in the gate cavity on the first liner. An anisotropic first etch removes the second liner from the bottom of the gate cavity, leaving material of the second liner on sidewalls of the gate cavity. A second etch removes the first liner from an area of the bottom of the gate cavity exposed by the second liner, leaving material of the first liner on the bottom of the gate cavity under the second liner on the sidewalls of the gate cavity. A third etch removes the second liner from the gate cavity, leaving L-shaped spacers of the first liner in the gate cavity. A permanent gate dielectric layer is formed in the gate cavity and replacement gate is formed in the gate cavity. Forming the MOS transistor with the L-shaped spacers in the gate cavity may advantageously provide a wider gate cavity, that is a lower aspect ratio gate cavity, in which to form the replacement gate, thereby providing more process latitude for the gate replacement process.

FIG. 1A through FIG. 1I are cross sections of an exemplary integrated circuit containing MOS transistors with replacement gates, depicted in successive stages of fabrication. Referring to FIG. 1A, the integrated circuit 100 is formed in and on a substrate 102 such as a single crystal silicon wafer, but may be a silicon-on-insulator (SOI) wafer, a hybrid orientation technology (HOT) wafer with regions of different crystal orientations, or other substrate appropriate for fabrication of the integrated circuit 100.

The integrated circuit 100 includes an area for a first MOS transistor 104, and possibly an area for a second MOS transistor 106 of an opposite polarity from the first MOS transistor 104. For example, the first MOS transistor 104 may be a p-channel MOS (PMOS) transistor 104 and the second MOS transistor 106 may be an n-channel MOS (NMOS) transistor 106. The first MOS transistor 104 and the second MOS transistor 106 may be laterally isolated by field oxide 108 formed at a top surface of the substrate 102. The field oxide 108 may include silicon dioxide formed by a shallow trench isolation (STI) process.

The first MOS transistor 104 includes a first sacrificial gate dielectric layer 110 formed at the top surface of the substrate 102. The first sacrificial gate dielectric layer 110 may be, for example, 2 to 5 nanometers of silicon dioxide formed by thermal oxidation of the top surface of the substrate 102. The first MOS transistor 104 includes a first sacrificial gate 112 formed on the first sacrificial gate dielectric layer 110. The first sacrificial gate 112 may be, for example, polycrystalline silicon, commonly referred to as polysilicon, 30 nanometers to 60 nanometers thick. The first sacrificial gate 112 may be formed, for example, by forming a layer of polysilicon on an existing top surface of the integrated circuit 100, forming an etch mask over the layer of polysilicon and removing polysilicon in a reactive ion etch (RIE) process to leave the first sacrificial gate 112. The first MOS transistor 104 may optionally include a first sidewall 114 of one or more layers of dielectric material, 2 to 30 nanometers thick, abutting lateral surfaces of the first sacrificial gate 112. The first sidewall 114 may be formed by thermal oxidation of the lateral surfaces of the first sacrificial gate 112 combined with forming one or more conformal layers of silicon nitride and/or silicon dioxide over the first sacrificial gate 112 followed by an anisotropic etch to remove the layers of silicon nitride and/or silicon dioxide from horizontal surfaces of the first sacrificial gate 112 and the substrate 102, leaving the first sidewall 114. The first MOS transistor 104 includes first source/drain regions 116 formed in the substrate 102 adjacent to, and underlapping, the first sacrificial gate 112. Lateral dimensions of the first source/drain regions 116 may be determined in part by the thickness of the first sidewall 114 during implantation of dopants into the substrate 102 to form the first source/drain regions 116.

The second MOS transistor 106 includes a second sacrificial gate dielectric layer 118 formed at the top surface of the substrate 102. The second sacrificial gate dielectric layer 118 may be, for example, similar to, and formed concurrently with, the first sacrificial gate dielectric layer 110. The second MOS transistor 106 includes a second sacrificial gate 120 formed on the second sacrificial gate dielectric layer 118. The second sacrificial gate 120 may be, for example, similar to, and formed concurrently with, the first sacrificial gate 112. The second MOS transistor 106 may optionally include a second sidewall 122 of one or more layers of dielectric material abutting lateral surfaces of the second sacrificial gate 120. The second sidewall 122 may be formed in a similar fashion as the first sidewall 114, but possibly with different layers and/or different thicknesses. The second MOS transistor 106 includes second source/drain regions 124 formed in the substrate 102 adjacent to, and underlapping, the second sacrificial gate 120. Lateral dimensions of the second source/drain regions 124 may be determined in part by the thickness of the second sidewall 122 during implantation of dopants into the substrate 102 to form the second source/drain regions 124.

A protective dielectric layer 126 is formed over the substrate 102. The protective dielectric layer 126 may include, for example, one or more layers of silicon dioxide and/or silicon nitride. The protective dielectric layer 126 may further include a cap layer, not shown, of hard material such as silicon nitride or silicon carbide nitride to provide a stop layer for a subsequent removal process.

The protective dielectric layer 126 is removed from top surfaces of the first sacrificial gate 112 and the second sacrificial gate 120, for example by a chemical mechanical polish (CMP) process, so as to expose the top surfaces of the first sacrificial gate 112 and the second sacrificial gate 120.

Referring to FIG. 1B, the first sacrificial gate 112 and the first sacrificial gate dielectric layer 110 are removed to form a first gate cavity 128. Concurrently, the second sacrificial gate 120 and the second sacrificial gate dielectric layer 118 are removed to form a second gate cavity 130. The first sacrificial gate 112 and the second sacrificial gate 120 may be removed, for example, using a wet etch with an aqueous solution of tetra-methyl ammonium hydroxide (TMAH). After the first sacrificial gate 112 and the second sacrificial gate 120 are removed, the first sacrificial gate dielectric layer 110 and the second sacrificial gate dielectric layer 118 may be concurrently removed with a wet etch of aqueous buffered hydrofluoric acid. At least a portion of the first sidewall 114 and the second sidewall 122 remain in place after removal of the first sacrificial gate 112, the second sacrificial gate 120, the first sacrificial gate dielectric layer 110 and the second sacrificial gate dielectric layer 118 is completed.

Referring to FIG. 1C, a first liner 132 of dielectric material is conformally formed on a top surface of the protective dielectric layer 126, extending into the first gate cavity 128 and the second gate cavity 130. The first liner 132 contacts the substrate 102 at bottoms of the first gate cavity 128 and the second gate cavity 130. The first liner 132 is continuous on the first sidewall 114 and the second sidewall 122 and provides an etch stop layer to protect the first sidewall 114 and the second sidewall 122 in a subsequent wet etch process. The first liner 132 may be, for example, silicon dioxide formed by a multiple step sequential deposition process similar to atomic layer deposition (ALD), to provide a desired thickness control and conformality. A minimum thickness of the first liner 132 may be 1 nanometer. A maximum thickness of the first liner 132 is dependent on desired gate lengths of the first MOS transistor 104 and the second MOS transistor 106 and a minimum spacer between transistors in the integrated circuit 100. In one example, instances of the first MOS transistor 104 and the second MOS transistor 106 with desired gate lengths of 26 nanometers to 30 nanometers may have an instance of the first liner 132 with a thickness of 1 nanometer to 4 nanometers. In another example, instances of the first MOS transistor 104 and the second MOS transistor 106 with desired gate lengths of 18 nanometers to 22 nanometers may have an instance of the first liner 132 with a thickness of 1 nanometer to 3 nanometers. In a further example, instances of the first MOS transistor 104 and the second MOS transistor 106 with desired gate lengths of 12 nanometers to 16 nanometers may have an instance of the first liner 132 with a thickness of 1 nanometer to 2.5 nanometers.

A second liner 134 of a different dielectric material from the first liner 132 is conformally formed on the first liner 132, extending into the first gate cavity 128 and the second gate cavity 130. The second liner 134 may be, for example, silicon nitride formed by a plasma enhanced chemical vapor deposition (PECVD) process using hexachlorodisilane and ammonia. Process parameters for formation of the second liner 134, such as pressure, temperature and formation time, are selected to provide a desired thickness of the second liner 134 on vertical surfaces of the first liner 132 in the first gate cavity 128 and the second gate cavity 130. A minimum thickness of the second liner 134 may be 1 nanometer. A total maximum thickness of the first liner 132 and the second liner 134 is also dependent on desired gate lengths of the first MOS transistor 104 and the second MOS transistor 106 and a minimum spacer between transistors in the integrated circuit 100. In the first case described above, instances of the first MOS transistor 104 and the second MOS transistor 106 with desired gate lengths of 26 nanometers to 30 nanometers may have a total maximum thickness of the first liner 132 and the second liner 134 of 5 nanometers. In the second case described above, instances of the first MOS transistor 104 and the second MOS transistor 106 with desired gate lengths of 18 nanometers to 22 nanometers may have a total maximum thickness of the first liner 132 and the second liner 134 of 4 nanometers. In the third case described above, instances of the first MOS transistor 104 and the second MOS transistor 106 with desired gate lengths of 12 nanometers to 16 nanometers may have a total maximum thickness of the first liner 132 and the second liner 134 of 3.5 nanometers.

Referring to FIG. 1D, an anisotropic first etch process 136 such as an RIE process using fluorine radicals, as schematically depicted in FIG. 1D, removes the second liner 134 from over the top surface of the protective dielectric layer 126 and from the bottoms of the first gate cavity 128 and the second gate cavity 130, leaving the second liner 134 on vertical surfaces of the first liner 132 in the first gate cavity 128 and the second gate cavity 130. Process parameters of the anisotropic first etch process 136, such as pressure, power and overetch time, are selected so as to leave a desired thickness of the first liner 132 on the substrate 102 at the bottoms of the first gate cavity 128 and the second gate cavity 130.

Referring to FIG. 1E, a second etch process 138 removes the first liner 132 from the top surface of the protective dielectric layer 126 and from the bottoms of the first gate cavity 128 and the second gate cavity 130 to expose the substrate 102. The second etch process 138 leaves the first liner 132 on vertical surfaces of the first sidewall 114 and on the substrate 102 under the second liner 134 in the first gate cavity 128. Similarly, the second etch process 138 leaves the first liner 132 on vertical surfaces of the second sidewall 122 and on the substrate 102 under the second liner 134 in the second gate cavity 130. The second etch process 138 may be, for example, a wet etch process 138 as depicted in FIG. 1E, using a dilute aqueous solution of buffered hydrofluoric acid. Process parameters of the second wet etch process 138, such as temperature, strength of the buffered hydrofluoric acid solution, and etch time, are selected to provide a desired amount of the first liner 132 remaining on the substrate 102 under the second liner 134.

Referring to FIG. 1F, a chemical oxidation process 140 forms a first silicon oxide layer 142 at the top surface of the substrate 102 in the first gate cavity 128 and a second silicon oxide layer 144 at the top surface of the substrate 102 in the second gate cavity 130. The chemical oxidation process 140 may use, for example, an aqueous mixture of sulfuric acid and hydrogen peroxide at 150° C., or may alternatively use an aqueous mixture of ammonium hydroxide and hydrogen peroxide at 85° C.

Referring to FIG. 1G, a third etch process 146 removes the second liner 134 of FIG. 1F in the first gate cavity 128 and the second gate cavity 130. The third etch process 146 leaves substantially all the first liner 132 in place in the first gate cavity 128 as a first L-shaped spacer 148 on the substrate 102, and leaves substantially all the first liner 132 in place in the second gate cavity 130 as a second L-shaped spacer 150 on the substrate 102. The third etch process 146 may be, for example, a wet etch process 146 as depicted in FIG. 1G, using an aqueous solution of phosphoric acid at 150° C. to 160° C. Process parameters of the third etch process 146, such as temperature, strength of the phosphoric acid solution, and etch time, are selected to provide a desired thickness of the first L-shaped spacer 148 and the second L-shaped spacer 150 on the substrate 102. The first silicon oxide layer 142 and the second silicon oxide layer 144 protect the substrate 102 during the third etch process 146.

Referring to FIG. 1H, the first silicon oxide layer 142 and the second silicon oxide layer 144 are subsequently removed, for example using a very dilute aqueous solution of buffered hydrofluoric acid. A lateral portion of the first L-shaped spacer 148 extends inwardly along the surface 102 of the substrate from a vertical portion of the first L-shaped spacer 148 by a distance 152 of at least 1 nanometer. Similarly, a lateral portion of the second L-shaped spacer 150 extends inwardly along the surface of the substrate 102 from a vertical portion of the second L-shaped spacer 150 by a distance 154 of at least 1 nanometer.

Referring to FIG. 1I, a first permanent gate dielectric layer 156 is formed on the substrate 102 and on the first L-shaped spacer 148 in the first gate cavity 128. The first permanent gate dielectric layer 156 may include, for example, one or more dielectric materials with high dielectric constants, such as hafnium oxide and/or zirconium oxide. A second permanent gate dielectric layer 158 is formed on the substrate 102 and on the second L-shaped spacer 150 in the second gate cavity 130. The second permanent gate dielectric layer 158 may also include dielectric materials with high dielectric constants, and may be formed concurrently with the first permanent gate dielectric layer 156.

A first replacement gate 160 is formed on the first permanent gate dielectric layer 156 in the first gate cavity 128. The first replacement gate 160 may include one or more layers of gate materials such as titanium nitride, polysilicon, titanium and aluminum to provide a desired work function appropriate to the first MOS transistor 104.

A second replacement gate 162 is formed on the second permanent gate dielectric layer 158 in the second gate cavity 130. The second replacement gate 162 may include one or more layers of gate materials such as titanium nitride, polysilicon, titanium and aluminum to provide a desired work function appropriate to the second MOS transistor 106. The layers of the second replacement gate 162 may be different from the layers of the first replacement gate 160, reflecting a difference between the desired work function for the first MOS transistor 104 and the desired work function for the second MOS transistor 106.

The first permanent gate dielectric layer 156 and the first replacement gate 160 overlap a lateral portion of the first L-shaped spacer 148 contacting the substrate 102. The first L-shaped spacer 148 extends vertically and abuts the first permanent gate dielectric layer 156 along a vertical surface. Similarly, the second permanent gate dielectric layer 158 and the second replacement gate 162 overlap a lateral portion of the second L-shaped spacer 150 contacting the substrate 102. The second L-shaped spacer 150 extends vertically and abuts the second permanent gate dielectric layer 158 along a vertical surface.

FIG. 2A through FIG. 2F depict an alternate fabrication sequence for the integrated circuit 100. In the instant example, the first replacement gate 160 of the first MOS transistor 104 is formed while the second sacrificial gate 120 of the second MOS transistor 106 is blocked. Subsequently, the second replacement gate 162 of the second MOS transistor is formed while the first replacement gate 160 of the first MOS transistor 104 is blocked. Referring to FIG. 2A, a first gate block 164 is formed over the second sacrificial gate 120. The first gate block 164 may be, for example, one or more layers of silicon dioxide and/or silicon nitride. Subsequently, the first sacrificial gate 112 and the first sacrificial gate dielectric layer 110 of FIG. 1A are removed to form the first gate cavity 128.

Referring to FIG. 2B, the first liner 132, in the instant example for the first MOS transistor 104, is conformally formed on a top surface of the protective dielectric layer 126, extending into the first gate cavity 128 and over the first gate block 164. The second liner 134, also for the first MOS transistor 104 in the instant example, is conformally formed on the first liner 132, extending into the first gate cavity 128 and over the first gate block 164. The anisotropic first etch process 136 of FIG. 1D removes the second liner 134 from over the top surface of the protective dielectric layer 126 and the first gate block 164 and from the bottom of the first gate cavity 128, leaving the second liner 134 on vertical surfaces of the first liner 132 in the first gate cavity 128 and possibly on the first gate block 164.

Referring to FIG. 2C, the first replacement gate 160 of the first MOS transistor 104 is formed as described in reference to FIG. 1E through FIG. 1I. Residual material of the first liner 132 may remain on the first gate block 164 as depicted in FIG. 2C. The first gate block 164 is subsequently removed after formation of the first replacement gate 160 is completed.

Referring to FIG. 2D, a second gate block 166 is formed over the first replacement gate 160 of the first MOS transistor 104. The second gate block 166 may be formed similarly to the first gate block 164 of FIG. 2A. Subsequently, the second sacrificial gate 120 and the second sacrificial gate dielectric layer 118 of FIG. 2C are removed to form the second gate cavity 130.

Referring to FIG. 2E, a third liner 168 for the second MOS transistor 106 is conformally formed on a top surface of the protective dielectric layer 126, extending into the second gate cavity 130 and over the second gate block 166. A fourth liner 170, also for the second MOS transistor 106 in the instant example, is conformally formed on the third liner 168, extending into the second gate cavity 130 and over the first gate block 164. The third liner 168 for the second MOS transistor 106 may have a same thickness as the first liner 132 for the first MOS transistor 104, or may have a different thickness. Similarly, the fourth liner 170 for the second MOS transistor 106 may have a same thickness as the second liner 134 for the first MOS transistor 104, or may have a different thickness.

An anisotropic first etch process, similar to the anisotropic first etch process 136 of FIG. 1D, removes the fourth liner 170 from over the top surface of the protective dielectric layer 126 and the second gate block 166 and from the bottom of the second gate cavity 130, leaving the fourth liner 170 on vertical surfaces of the third liner 168 in the second gate cavity 130 and possibly on the second gate block 166.

Referring to FIG. 2F, the second replacement gate 162 of the second MOS transistor 106 is formed as described in reference to FIG. 1E through FIG. 1I. Residual material of the third liner 168 may remain on the second gate block 166 as depicted in FIG. 2F. The second gate block 166 is subsequently removed after formation of the second replacement gate 162 is completed.

While various embodiments of the present disclosure have been described above, it should be understood that they have been presented by way of example only and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the disclosure. Thus, the breadth and scope of the present disclosure should not be limited by any of the above described embodiments. Rather, the scope of the disclosure should be defined in accordance with the following claims and their equivalents. 

What is claimed is:
 1. An integrated circuit, comprising: a semiconductor substrate having a horizontal surface; an L-shaped spacer having a horizontal segment contacting the horizontal surface, and a vertical segment extending vertically away from the horizontal surface; a gate dielectric liner contacting having a first bottom segment aligning with the horizontal surface of the semiconductor substrate, and a second bottom segment separated from the horizontal surface of the semiconductor substrate by the horizontal segment of the L-shaped spacer; and a gate electrode positioned over the first and second bottom segments of the gate dielectric liner.
 2. The integrated circuit of claim 1, wherein the semiconductor substrate includes a drain region positioned under and contacting the horizontal segment of the L-shaped spacer.
 3. The integrated circuit of claim 1, wherein the semiconductor substrate includes a source region positioned under and contacting the horizontal segment of the L-shaped spacer.
 4. The integrated circuit of claim 1, wherein: the semiconductor substrate includes a source region, a drain region, and a recess recessing from the horizontal surface and positioned between the source region and the drain region; and the first bottom segment of the gate dielectric liner contacts the recess.
 5. The integrated circuit of claim 1, wherein: the semiconductor substrate includes a source region and a drain region spaced apart from the source region; and the first bottom segment of the gate dielectric liner contacts the horizontal surface positioned between the source region and the drain region.
 6. The integrated circuit of claim 1, wherein: the gate dielectric liner includes a side segment extending from the second bottom segment and contacting the vertical segment of the L-shaped spacer; the first bottom segment, the second bottom segment, and the side segment of the gate dielectric liner contiguously define a cavity above the horizontal surface of the semiconductor substrate; and the gate electrode extends into the cavity.
 7. An integrated circuit, comprising: a semiconductor substrate having a horizontal surface; and transistors, each including: a spacer having a horizontal segment contacting the horizontal surface, and a vertical segment extending vertically away from the horizontal surface; a gate dielectric liner having a first bottom segment aligning with the horizontal surface of the semiconductor substrate, and a second bottom segment separated from the horizontal surface of the semiconductor substrate by the horizontal segment of the spacer; and a gate electrode positioned over the first and second bottom segments of the gate dielectric liner.
 8. The integrated circuit of claim 7, wherein the horizontal segment of the spacer joins the vertical segment of the spacer to form an L shape.
 9. The integrated circuit of claim 7, wherein each of the transistors includes a drain region positioned under and contacting the horizontal segment of the spacer.
 10. The integrated circuit of claim 7, wherein each of the transistors includes a source region positioned under and contacting the horizontal segment of the spacer.
 11. The integrated circuit of claim 7, wherein: each of the transistors includes a source region, a drain region, and a recess recessing from the horizontal surface and positioned between the source region and the drain region; and the first bottom segment of the gate dielectric liner contacts the recess.
 12. The integrated circuit of claim 7, wherein: each of the transistors includes a source region and a drain region spaced apart from the source region; and the first bottom segment of the gate dielectric liner contacts the horizontal surface positioned between the source region and the drain region.
 13. The integrated circuit of claim 7, wherein: the gate dielectric liner includes a side segment extending from the second bottom segment and contacting the vertical segment of the spacer; the first bottom segment, the second bottom segment, and the side segment of the gate dielectric liner contiguously define a cavity above the horizontal surface of the semiconductor substrate; and the gate electrode extends into the cavity.
 14. An integrated circuit, comprising: a semiconductor substrate having a horizontal surface; and transistors, each including: a drain region formed in the semiconductor substrate and adjacent to the horizontal surface; a source region formed in the semiconductor substrate and adjacent to the horizontal surface, the source region separated from the drain region; a spacer having a horizontal segment contacting the horizontal surface, and a vertical segment extending vertically away from the horizontal surface; a gate dielectric liner having a first bottom segment aligning with the horizontal surface of the semiconductor substrate, and a second bottom segment separated from the horizontal surface of the semiconductor substrate by the horizontal segment of the spacer; and a gate electrode positioned over the first and second bottom segments of the gate dielectric liner.
 15. The integrated circuit of claim 14, wherein the horizontal segment of the spacer joins the vertical segment of the spacer to form an L shape.
 16. The integrated circuit of claim 14, wherein the drain region is positioned under and contacting the horizontal segment of the spacer.
 17. The integrated circuit of claim 14, wherein the source region is positioned under and contacting the horizontal segment of the spacer.
 18. The integrated circuit of claim 14, wherein the first bottom segment of the gate dielectric liner contacts the horizontal surface positioned between the source region and the drain region.
 19. The integrated circuit of claim 14, wherein: each of the transistors includes a recess recessing from the horizontal surface and positioned between the source region and the drain region; and the first bottom segment of the gate dielectric liner contacts the recess.
 20. The integrated circuit of claim 14, wherein: the gate dielectric liner includes a side segment extending from the second bottom segment and contacting the vertical segment of the spacer; the first bottom segment, the second bottom segment, and the side segment of the gate dielectric liner contiguously define a cavity above the horizontal surface of the semiconductor substrate; and the gate electrode extends into the cavity. 